



























SHEET INDEX

220-19 (6 Power) (PT) - 1 of 4
HYDROBOND® - 1 sections
LP-PURSE® - 1 sections
DC-BPOT - 3 sections
PHASE-D - 3 sections
PHASE-S - 3 sections
PHASE-W - 3 sections
GATE-POWERED® - 3 sections
CONTROL-FI - 1 section
DCLINK - 1 section
see A.B. 74 sections - 385 components

NET NAMING

Internal junctions are named for what they join

Master - UPDS made at that IC pin e.g. UPDS_WRP

Problems - M misguiding of a section pin e.g. RBA_M

Problems - wrong tag between Problems e.g. WPCD_12

at others are explicit design rules

same name on another sheet e.g. same net, joined ONLY at the

named connection(s) (add pin # if needed) (e.g. design books)

```

ASIL-C SAFETY CONCEPT – DOCLINE DISCHARGE VERIFICATION
-----
bit value = 3 phase current (ASC driver monitoring), discharge via ECU R102 30A-60A

1) IECQ 1000P220 (ASIL-C con.) turn torque pump
-----
2) FDSB (ASA switching) - monitor > FDSOB (via J98)
-----
3) FDSBERR1_ERRMOT1MTR1 fault => DMC_001 - bus stop
-----
4) FDSB_errpump - L3.6AC fault J98 triggered OPH
-----
5) Signal bit < MCU (DO FDSB-GPOC) (ASC gain power)
-----
6) In fact = start-of-availability (torque pump)
-----
7) In test (VOC means off) = fault, VOFB monitored
-----
8) ESCF per switch (ESC and T on inhibiting,
-----
9) HVS, open = VDDSDIO signature + torque off (PW)
-----
--DISCHARGE --
-----
PASSIVE: 10n 220 22K-2W (R< 2n + 10%) 36 x 6 to 60 V
-----
ACTIVE GDS = 4x CHRG 10W + 1.8Ohm 1.6 A to 6 to 6 V
-----
E = 110 ± 0.05% V - 20 ohm resist. 40V, 2200/15k
-----
VERIFY: MCU keep GDS, switches BOTH (VOC channels)
-----
HOLD: enter sleep with the DISCHARGE BATTERY BRD

```